



Datasheet SSD40NBT

Version 4.13

Datasheet



REVISION HISTORY

Version	Date	Notes	Approver	
1.0	07/29/11	Initial Release Version	Andrew Chen	
		Finalized mechanical drawings. Revisions to pin table (I/O)		
1.1	08/03/11	Corrected Control Signal Timing diagram and text	Andrew Chen	
1.2	08/05/11	Changed Power Type column of Pin Definitions table	Andrew Chen	
1.3	08/28/11	Added PCM Timing information	Andrew Chen	
		Added Wi-Fi/BT power consumption numbers		
		Added note regarding the need for an external clock (pin 47)		
1.4	10/06/11	Updated antenna port information; Added Appendix A: Schematic	Andrew Chen	
		Added SSD30AG/SSD40NBT Pin Comparison table		
	1 1	Added BT/AUX antenna port note		
1.5	10/27/11	Added PCM defaults.	Andrew Chen	
	1 1	General edits including:		
1.6	12/01/11	Revisions to pin table; Finalized Specifications data	Andrew Chen	
		Added "Integration Considerations" section		
		Updated the MSD40NBT schematic.		
1.7	12/02/11	Updated Current Consumption numbers in the Specifications table.	Andrew Chen	
		Added series resistors information to the "Integration Considerations"		
4.0	04 /02 /42	section; Added product image	A du a Cla a	
1.8	01/03/12	Updated Specification table	Andrew Chen	
1.9	02/08/12	Add pin note and power notes	Andrew Chen	
1.10	02/17/12	Updated Transmit Power numbers in the Specs table	Andrew Chen	
2.0	4/17/12	Add AS/NZS (Australia, New Zealand) certifications	Andrew Chen	
2.2	6/20/12	Changed the name of Pin 20; Updated AS/NZS links	Andrew Chen	
2.2	6/29/12	Updated BT Transmit Power Updated schematic Cortifications Typical Possiver Sensitivity		
2.3	7/11/12 8/15/12	Updated Schematic, Certifications, Typical Receiver Sensitivity	Andrew Chen Andrew Chen	
2.4	0/13/12	Updated Operating Temperature Updated format (converted to Laird)	Andrew Chen	
3.0		Added "Note" with Figure 3	Sue White	
		Updated Receive Sensitivity data		
4.0	1/29/13	Re-added MIC frequency band and operating channel information.	Andrew Chen	
		Updated 5Ghz channel data and frequency data		
4.1	1/30/13	Updated Operating Temperature data	Andrew Chen	
4.2	17 May 2013	Added BT Priority <i>Important</i> note to the Block Diagram.	Andrew Chen	
		Removed references to summitdata.com		
4.3	11 Oct 2013	Update mechanical drawing	Andrew Chen	
4.4	26 Feb 2014	Added BT SIG certification section	Jonathan Kaye	
		Added note regarding the following pins: CHIP_PWD_L, SYS_RST_L,		
4.5	25 Mar 2014	BT_RST_L, VDDIO_DR	Andrew Chen	
4.6	20 Oct 2015	Fixed internal links; added Approved By column to Rev History table	Sue White	
4.7	11 Aug 2016	Changed from Hardware Integration Guide to Datasheet.	Sue White	
4.8	21 Feb 2017	Updated FCC data to 24 non-overlapping channels	Jay White	
4.9	29 Mar 2017	Updated block diagram	Andrew Chen	
4.10	09 May 2017	Updated CE/EU Declaration of Conformity section	Maggie Teng	
4.11	05 June 2017	Updated CE DoC with new RED standards	Tom Smith	
4.12	07 June 2017	Fixed errors in the DoC	Maggie Teng	
4.13	20 June 2017	Changed EN 301 893 v2.1.0 (2017-03) to EN 301 893 v2.1.1 (2017-05)	Tom Smith	

Datasheet



CONTENTS

1	Sco	ре		5
2	Оре	eratio	nal Description	5
3	Bloc	ck Dia	gram	6
4	Spe	cifica	tions	7
5	Rec	omm	ended Operating Conditions and DC Electrical Characteristics	12
	5.1	SDIC	O Timing Requirements	13
	5.1.	1	UART Timing Requirements	14
	5.2	PCN	1 Interface Timing	14
	5.2.	1	PCM Defaults	14
	5.2.	2	Frame Sync, Master Mode	15
	5.2.	3	Short Frame Sync, Slave Mode	16
	5.2.	4	Long Frame Sync, Master Mode	17
	5.2.	5	Long Frame Sync, Slave Mode	18
	5.3	Con	trol Signal Timing Requirements	19
6	Pin	Defin	itions	20
	6.1	SSD	30AG and SSD40NBT Pin Comparison Table	23
	6.2	Elec	trical Considerations	23
	6.3	Inte	gration Considerations	24
	6.3.	1	Wi-Fi	24
	6.3.	2	Bluetooth	25
7	Med	chani	cal Specifications	26
	7.1	Μοι	unting	27
	7.1.	1	Recommendations:	28
8	RF L	_ayou	t Design Guidelines	29
9	Reg	ulato	ry	30
	9.1	Cert	ified Antennas	30
	9.2	Doc	umentation Requirements	31
	9.2.	1	FCC	31
	9.2.	2	Industry Canada	32
	9.2.	3	European Union	33
1() В	lueto	oth SIG Approvals	37
	10.1	Subs	system Combinations	37

Datasheet



10.2	Assumptions	37
10.3	Additional Assistance	38
11	Appendix A: Schematic	39

Datasheet



1 SCOPE

This document describes key hardware aspects of the Laird SSD40NBT radio module. This document is intended to assist device manufacturers and related parties with the integration of this radio into their host devices. Data in this document are drawn from a number of sources and include information found in the Broadcom BCM4329data sheet issued in June of 2009.

Please contact Laird or visit the Laird to obtain the most recent version of this document: http://www.lairdtech.com/Products/SSD40NBT/

2 OPERATIONAL DESCRIPTION

This device is an SDC-SSD40NBT radio module which supports IEEE 802.11a/b/g/n standards via an SDIO (Secure Digital Input/Output) interface and Bluetooth version 2.1 via a serial UART (Universal Asynchronous Receiver/Transmitter) interface. The radio operates in unlicensed portions of the 2.4 GHz and 5 GHz radio frequency spectrum. The device is compliant with IEEE 802.11a, 802.11b,802.11g, and 802.11n standards using Direct Sequence Spread Spectrum (DSSS), Orthogonal Frequency Division Multiplexing (OFDM), and supports Bluetooth 2.1 using Frequency Hopping Spread Spectrum (FHSS). The device supports all 802.11a, 802.11b, 802.11g, 802.11n, and Bluetooth data

rates and automatically adjusts data rates and operational modes based on various environmental factors.

When operating on channels in the UNII-2 and UNII-2 Extended bands that are in the 5GHz portion of the frequency spectrum and are subject to Dynamic Frequency Selection requirements, the SDC-SSD40NBT fully conforms to applicable regulatory requirements. In the event that specified types of radar are detected by the network infrastructure, the SDC-SSD40NBT fully conforms to commands from the infrastructure for radar avoidance.

The SDC-SSD40NBTis a System in Package (SiP) Quad Flat pack, No leads (QFN) module and interfaces to host devices via a 56-padedge connector. The device is based on the Broadcom BCM4329chip which is an integrated device providing a Media Access Controller (MAC), a Physical Layer Controller (PHY or baseband processor), and fully integrated dual-band radio transceiver. To maximize operational range, the SDC-SSD40NBT incorporates a 5 GHz power amplifier (PA) to increase transmit power. The frequency stability for both 2.4 GHz (802.11b and 802.11g) and 5 GHz (802.11a) operation is +/- 20 ppm.

The SSD40NBT has its own RF shielding and does not require shielding provided by the host device into which it is installed in order to maintain compliance with applicable regulatory standards. As such, the device may be tested in a standalone configuration via an extender card.

The device buffers all data inputs so that it will comply with all applicable regulations even in the presence of over-modulated input from the host device. Similarly, the SDC-SSD40NBT incorporates power regulation to comply with all applicable regulations even when receiving excess power from the host device.

The SDC-SSD40NBT provides two diplexed antenna interfaces to support dual band transmit and receive diversity. Supported host device antenna types include dipole and monopole antennas.

Note: When using a single antenna, it must be connected to the AUX port. BT does not function on the Main port alone.



Regulatory operational requirements are included with this document and may be incorporated into the operating manual of any device into which the SDC-SSD40NBT is installed. The SDC-SSD40NBT is designed for installation into mobile devices such as vehicle mount data terminals (which typically operate at distances greater than 20 cm from the human body) and portable devices such as handheld data terminals (which typically operate at distances less than 20 cm from the human body). See "Documentation Requirements" for more information.

3 BLOCK DIAGRAM




Figure 1: Block Diagram

Note: Transmitter frequencies for Wi-Fi are 2412-2462 MHz and 5180-5805 MHz. Transmitter frequencies for BT are 2402-2480 MHz.

Note: BT functions on the AUX port and *not* on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port *must* be used.

IMPORTANT: When BT is transmitting high priority traffic (such as during a scan and/or when sending audio traffic) Wi-Fi receive is sent to the main antenna port (even when set to AUX only). When high priority transmission ends, Wi-Fi receive functionality returns to the AUX port (when set to AUX only). For optimal Wi-Fi performance, we recommend that you populate both the Main and the AUX ports with an antenna.

Americas: +1-800-492-2320



4 SPECIFICATIONS

Table 1: Specifications					
Feature	Description				
Physical Interface	0.4mm pitch QFN (Quad Flat Pack, No Leads)				
Wi-Fi Interface	1-bit or 4-bit Secure Digital I/O				
Bluetooth Interface	Host Controller Interface (HCI) using High Speed UART				
Main Chip	Broadcom BCM4329				
Input Voltage Requirements	3.3 VDC ± 10% (core)				
I/O Signaling Voltage	1.8 to 3.3 VDC ± 10%				
Average Current Consumption, VDDIO = 3.3 volts (At maximum transmit power setting)	802.11a (with BT in standby) Transmit: 282 mA (931 mW) Receive: 92 mA (304 mW) Standby: TBD				
Note: Standby refers to the radio operating in PM1 powersave mode.	Standby: TBD 802.11b (with BT in standby) Transmit: 314 mA (1036 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11g (with BT in standby) Transmit: 288 mA (950 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11n (2.4 GHz) (with BT in standby) Transmit: 292 mA (964 mW) Receive: 92 mA (304 mW) Standby: TBD 802.11n (5 GHz) (with BT in standby) Transmit: 270 mA (891 mW) Receive: 92 mA (304 mW) Standby: TBD Bluetooth (with Wi-Fi in standby) Transmit: TBD				
Operating Temperature	-30° to 80°C (-22° to 176°F)				
Operating Humidity	10 to 90% (non-condensing)				
Storage Temperature	-30° to 85°C (-22° to 185°F)				
Storage Humidity	10 to 90% (non-condensing)				
Maximum Electrostatic Discharge	8 kV				
Length	15.0 mm (0.59")				
Width	15.0 mm (0.59")				
Thickness	2.50 mm (0.1")				
Weight	1.0 g (0.04 oz.)				



Mounting	See the "Mounting" section for more information.			
Wi-Fi Media	Direct Sequence-Spread Spectrum (DSSS)			
	Complementary Code Keying (CCK)			
	Orthogonal Frequency Divisional Multiplexing (OFDM)			
Bluetooth Media	Frequency Hopping Spread Spectrum (FSSS)			
Wi-Fi Media Access Protocol	Carrier sense multiple access with collision avoidance (CSMA/CA)			
Network Architecture Types	Infrastructure and ad hoc			
Wi-Fi Standards	IEEE 802.11a, 802.11b, 802.11d, 802.11e, 802.11g, 802.11h, 802.11i, 802.11n			
Bluetooth Standards	Bluetooth version 2.1 with Enhanced Data Rate			
Wi-Fi Data Rates Supported	802.11a (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11b (DSSS, CCK) 1, 2, 5.5, 11 Mbps 802.11g (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11n (OFDM, MCS 0-7) 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, 72.2 Mbps			
Modulation	BPSK @ 1, 6, 6.5, 7.2 and 9 Mbps QPSK @ 2, 12, 13, 14.4,18, 19.5 and 21.7 Mbps CCK @ 5.5 and 11 Mbps 16-QAM @ 24, 26, 28.9, 36, 39 and 43.3 Mbps 64-QAM @ 48, 52, 54, 57.8, 58.5, 65, and 72.2 Mbps			
802.11n Spatial Streams	1 (Single Input Single Output)			
oozizzii opatiai oti caiiis	1 (Single Input, Single Output)			
Bluetooth Data Rates	1, 2, 3 Mbps			
·	1, 2, 3 Mbps GFSK@ 1 Mbps Pi/4-DQPSK@ 2 Mbps			
Bluetooth Data Rates Supported	1, 2, 3 Mbps GFSK@ 1 Mbps			
Bluetooth Data Rates Supported Bluetooth Modulation Regulatory Domain Support 2.4 GHz Frequency Bands	1, 2, 3 Mbps GFSK@ 1 Mbps Pi/4-DQPSK@ 2 Mbps 8-DPSK@ 3 Mbps FCC (Americas, Parts of Asia, and Middle East) ETSI (Europe, Middle East, Africa, and Parts of Asia) MIC (Japan) (formerly TELEC)			
Bluetooth Data Rates Supported Bluetooth Modulation Regulatory Domain Support	1, 2, 3 Mbps GFSK@ 1 Mbps Pi/4-DQPSK@ 2 Mbps 8-DPSK@ 3 Mbps FCC (Americas, Parts of Asia, and Middle East) ETSI (Europe, Middle East, Africa, and Parts of Asia) MIC (Japan) (formerly TELEC) KC (Korea) (formerly KCC) ETSI 2.4 GHz to 2.483 GHz FCC 2.4 GHz to 2.473 GHz MIC 2.4 GHz to 2.495 GHz KCC			
Bluetooth Data Rates Supported Bluetooth Modulation Regulatory Domain Support 2.4 GHz Frequency Bands	1, 2, 3 Mbps GFSK@ 1 Mbps Pi/4-DQPSK@ 2 Mbps 8-DPSK@ 3 Mbps FCC (Americas, Parts of Asia, and Middle East) ETSI (Europe, Middle East, Africa, and Parts of Asia) MIC (Japan) (formerly TELEC) KC (Korea) (formerly KCC) ETSI 2.4 GHz to 2.483 GHz FCC 2.4 GHz to 2.473 GHz MIC 2.4 GHz to 2.495 GHz KCC 2.4 GHz to 2.483 GHz ETSI: 13 (3 non-overlapping) FCC: 11 (3 non-overlapping) MIC 14 (4 non-overlapping)			

© Copyright 2017 Laird. All Rights Reserved

Americas: +1-800-492-2320



	E 1E GUz to	E 2E CH ₇			
	5.15 GHz to 5.35 GHz 5.47 GHz to 5.725 GHz				
	FCC				
	5.15 GHz to 5.35 GHz				
	5.47 GHz to	5.725 GHz			
	5.725 GHz to 5.82 GHz				
	MIC (Japan)				
	5.15 GHz to 5.35 GHz KC				
	5.15 GHz to	5 35 GHz			
	5.725 GHz to				
5 GHz Operating Channels	ETSI: 19 non	-overlapping			
	FCC: 24 non-				
	MIC (Japan):	8 non-overlapping			
	KC: 12 non-c	overlapping			
Transmit Power	802.11a				
Note: Transmit power varies	6 Mbps	16 dBm (40 mW)			
according to individual country	54 Mbps	14 dBm (25 mW)			
regulations. All values nominal, +/-2 dBm.	802.11b				
	•	1 Mbps 17 dBm (50 mW)			
Note: Laird 40 series radios support a single spatial stream	11 Mbps 16 dBm (40 mW)				
and 20 MHz channels only.	802.11g				
·	6 Mbps				
	54 Mbps	13 dBm (20mW)			
	802.11n (2.4	·			
	6.5 Mbps (f	, , ,			
	65 Mbps (N				
	802.11n (5 G	·			
	6.5 Mbps (f				
	65 Mbps (N	ACS7) 13 dBm (20 mW)			
	Bluetooth	O dDay (4 m)A()			
	1 Mbps	0 dBm (1mW)			
	2 Mbps	0 dBm (1mW)			
Typical Receiver Sensitivity	3 Mbps	0 dBm (1mW)			
Typical Receiver Selisitivity	802.11a:	00 dD			
Note: All values nominal, +/-3	6 Mbps	-90 dBm -84 dBm			
dBm.	24 Mbps	-84 dBm -75 dBm (PER <= 10%)			
	54 Mbps 802.11b:	-/3 ubili (PER <- 10%)			
	1 Mbps	-96 dBm			
	•	-96 dBm (PER <= 10%)			
	11 Mbps	-03 UDIII (FEN <- 1070)			

Americas: +1-800-492-2320

Datasheet



802.11g:

6 Mbps -90 dBm 24 Mbps -84 dBm

54 Mbps -74 dBm (PER <= 10%)

802.11n (2.4 GHz)

MCS0 Mbps -90 dBm MCS4 Mbps -79 dBm MCS7 Mbps -72 dBm

802.11n (5 GHz)

MCS0 Mbps -89 dBm MCS4 Mbps -79 dBm MCS7 Mbps -71 dBm

Bluetooth:

1 Mbps TBD
2 Mbps TBD
3 Mbps TBD

Operating Systems Supported Windows Mobile 6.5

Windows Mobile 6.1
Windows Mobile 6.0
Windows Mobile 5.0
Windows Embedded CE 7.0
Windows Embedded CE 6.0 R3
Windows Embedded CE 6.0 R2
Windows Embedded CE 6.0
Windows Embedded CE 5.0

Security

Standards

Wireless Equivalent Privacy (WEP) Wi-Fi Protected Access (WPA)

IEEE 802.11i (WPA2)

Linux, 2.6.x, 3.x.x kernel

Encryption

Wireless Equivalent Privacy (WEP, RC4 Algorithm)
Temporal Key Integrity Protocol (TKIP, RC4 Algorithm)
Advanced Encryption Standard (AES, Rijndael Algorithm)

Encryption Key Provisioning Static (40-bit and 128-bit lengths)

Pre-Shared (PSK)

Dynamic

802.1X Extensible Authentication Protocol Types

EAP-FAST EAP-TLS EAP-TTLS PEAP-GTC

Embedded Wireless Solutions Support Center: http://ews-support.lairdtech.com www.lairdtech.com/wireless 10

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



PEAP-MSCHAPv2 PEAP-TLS LEAP

Compliance	ETSI Regulatory Domain				
	EN 300 328 (Wi-Fi®)				
	EN 300 328 v1.7.1 (BT 2.1)				
	EN 301 489-1				
	EN 301 489-17				
	EN 301 893				
	EN 60950-1				
	EU 2002/95/EC (RoHS)				
	FCC Regulatory Domain				
	FCC 15.247 DTS – 802.11b/g (Wi-Fi) – 2.4 GHz & 5.8 GHz				
	FCC 15.407 UNII – 802.11a (Wi-Fi) – 2.4 GHz & 5.4 GHz				
	FCC 15.247 DSS – BT 2.1				
	Industry Canada				
	RSS-210 – 802.11a/b/g/n (Wi-Fi) – 2.4 GHz, 5.8 GHz, 5.2 GHz, and 5.4 GHz				
	RSS-210 – BT 2.1				
	AS/NZS				
	AS/NZS 4268:2008 +A1:2010 (RLAN device)				
	AS/NZS 4268:2008 +A1:2010 (BT device)				
Certifications	Wi-Fi Alliance				
	802.11a, 802.11b, 802.11g , 802.11n				
	WPA Enterprise				
	WPA2 Enterprise				
	Cisco Compatible Extensions (Version 4)				
	Bluetooth SIG Qualification				
Warranty	Limited Lifetime				

All specifications are subject to change without notice

Note:

The BCM4329 has an internal power-on (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the 0.6V threshold. Wait at least 110 ms after VDDC and VDDIO are available before initiating SDIO accesses. The external reset signals are logically ORed with this POR. SO if either the internal POR or one of the external resets are asserted, the device will be reset.



5 RECOMMENDED OPERATING CONDITIONS AND DC ELECTRICAL CHARACTERISTICS

Table 2: Recommended Operating Conditions and DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
VCC	DC Supply Voltage	3.0	3.3	3.6	V
VDD_IO	DC Supply Voltage (I/O)	1.8	-	3.3	V
V_{IL}	Low Level Input Voltage (VDDO = 3.3V)	-	-	0.8	V
V_{IH}	High Level Input Voltage (VDDO = 3.3V)	2.0	-	-	V
V_{IL}	Low Level Input Voltage (VDDO = 1.8V)	-	-	0.6	V
V_{IH}	High Level Input Voltage (VDDO = 1.8V)	1.1	-	-	V
V_{OL}	Low Level Output Voltage (100 μA load)	-	-	0.2	V
V _{OH}	High Level Output Voltage (-100 μΑ load)	VDDIO – 0.2V	-	-	V
I _{IL}	Low Current Input	-	0.3	-	μΑ
I _{IH}	High Current Input	-	0.3	-	μΑ
I _{OL}	Low Current Output (VDDO = 3.3V, V _{OL} = 0.4V)	-	-	3.0	mA
I _{OH}	High Current Output (VDDO = 3.3V, V _{OH} = 2.9V)	-	-	3.0	mA
C _{IN}	Input Capacitance	-	-	5	pF
	BT UART Baud Rate	9600 bps	115.2 Kbps (default coming out of reset)	4 Mbps	bps/ Kbps/Mbps



5.1 SDIO Timing Requirements

Figure 2 and Table 3 illustrate SDIO default mode timing.




Figure 2: SDIO Default Mode Timing

Note: Timing is based on $CL \le 40pF$ load on CMD and Data.

Table 3: SDIO Timing Requirements

Symbol	Parameter	Min	Тур	Max	Unit		
SDIO CLK	SDIO CLK (All values are referred to minimum VIH and maximum VIL*)						
fPP	Frequency – Data Transfer mode	0	-	25	MHz		
fOD	Frequency – Identification mode	0	-	400	kHz		
tWL	Clock low time	10	-	-	ns		
tWH	Clock high time	10	-	-	ns		
tTLH	Clock rise time	-	-	10	ns		
tTHL	Clock low time	-	-	10	ns		
Inputs: Cl	MD, DAT (referenced to CLK)						
tISU	Input setup time	5	-	-	ns		
tIH	Input hold time	5	-	-	ns		
Outputs: CMD, DAT (referenced to CLK)							
tODLY	Output delay time – Data Transfer mode	0	-	14	ns		
tODLY	Output delay time – Identification mode	0	-	50	ns		
* min(Vih) = 0.7 x VDDIO and max(ViL) = 0.2 x VDDIO.							



5.1.1 UART Timing Requirements

Figure 3 displays UART timing.




Figure 3: UART Timing Requirements

Notes: The UART 4-wire interface supports Bluetooth 2.1 HCl Specification.

PCM data frames are sent MSB first.

Table 4: UART Timing Requirements

Reference	Description	Min.	Тур.	Max.	Unit
1	Delay time, BT_UART_CTS_N low to UART_TXD valid	-	-	24	Baudout cycles
2	Setup time, BT_UART_CTS_N high before midpoint of stop bit	-	-	10	ns
3	Delay time, midpoint of stop bit to BT_UART_RTS_N high	-	-	2	Baudout cycles

5.2 PCM Interface Timing

- PCM Defaults
- Short Frame Sync, Master Mode
- Short Frame Sync, Slave Mode
- Long Frame Sync, Master Mode
- Long Frame Sync, Slave Mode

5.2.1 PCM Defaults

SCO Routing	PCM	Interface Rate 512
Clock Mode	Master	Sample Interval 8khz
Sync Mode	Master	16 bit mono
Frame Type	Short	



5.2.2 Frame Sync, Master Mode




Figure 4: Short Frame Sync, Master Mode

Table 5: Short Frame Sync, Master Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	128	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high	-	-	50	ns
5	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low	-	-	50	ns
6	Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT	-	-	50	ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	50	ns



5.2.3 Short Frame Sync, Slave Mode




Figure 5: Short Frame Sync, Slave Mode

Table 6: Short Frame Sync, Slave Mode

Reference	Description	Min.	Typ.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Setup time for BT_PCM_SYNC before falling edge of BT_PCM_BCLK	50	-	-	ns
5	Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK	10	-	-	ns
6	Hold time of BT_PCM_OUT after BT_PCM_CLK falling time	-	-	175	ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	100	ns



5.2.4 Long Frame Sync, Master Mode




Figure 6: Long Frame Sync, Master Mode

Table 7: Long Frame Sync, Master Mode

Reference	Description	Min.	Тур.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC high during first bit time	-	-	50	ns
5	Delay from BT_PCM_CLK rising edge to BT_PCM_SYNC low during third bit time	-	-	50	ns
6	Delay from BT_PCM_CLK rising edge to data valid on BT_PCM_OUT	-	-	50	ns
7	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
8	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
9	Delay from falling edge of BT_PCM_CLK during last bit period to BT_PCM_OUT becoming high impedance	-	-	50	ns



5.2.5 Long Frame Sync, Slave Mode




Figure 7: Long Frame Sync, Slave Mode

Table 8: Long Frame Sync, Slave Mode

Reference	Description	Min.	Typ.	Max.	Unit
1	PCM bit clock frequency	128	-	2048	kHz
2	PCM bit clock high time	209	-	-	ns
3	PCM bit clock low time	209	-	-	ns
4	Setup time for BT_PCM_SYNC before falling edge of BT_PCM_CLK during first bit time	50	-	-	ns
5	Hold time for BT_PCM_SYNC after falling edge of BT_PCM_CLK during second bit period. Note: BT_PCM_SYNC may go low any time from second bit period to last bit period.	10	-	-	ns
6	Delay from rising edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) to data valid for first bit on BT_PCM_OUT	-	-	50	ns
7	Hold time of BT_PCM_OUT after BT_PCM_CLK falling edge	-	-	175	ns
8	Setup time for BT_PCM_IN before BT_PCM_CLK falling edge	50	-	-	ns
9	Hold time for BT_PCM_IN after BT_PCM_CLK falling edge	10	-	-	ns
10	Delay from falling edge of BT_PCM_CLK or BT_PCM_SYNC (whichever is later) during last bit in slot to BT_PCM_OUT becoming high impedance	-	-	100	



5.3 Control Signal Timing Requirements

Figure 4 displays Control Signal timing.




Figure 8: Control Signal Timing WLAN = ON, Bluetooth = ON

Note: This radio has an integrated power-on reset circuit that resets all circuits to a known power-on state. Individual resets can also be driven by BT_RST_N or SYS_RST_N (an active-low, external reset signal which can be used to externally force the device into a power-on reset state).

Datasheet



6 PIN DEFINITIONS

WLAN Bluetooth WLAN/Bluetooth

Table 9: Pin Definitions

GND GND GND ANT_2 GND GND GND GND GND GND GND GND GND	- - - I/O	Reference	Ground Ground Ground Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the Auxiliary (AUX) port and not on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port must be used. Ground
GND GND ANT_2 GND GND GND GND	- - I/O		Ground Ground Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the Auxiliary (AUX) port and not on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port must be used.
GND ANT_2 GND GND GND GND	- I/O		Ground Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the Auxiliary (AUX) port and not on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port must be used.
GND GND GND	- I/O		Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the Auxiliary (AUX) port and not on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port must be used.
GND GND GND	I/O - -		Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the Auxiliary (AUX) port and not on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port must be used.
GND GND	-		Ground
SND	-		Ground
			Ground
SND	-		Ground
	-		Ground
ANT_1	1/0		Antenna 1 (Main) 50 ohm coplanar wave guide to antenna or antenna connector. IMPORTANT: BT functions on the AUX port and <i>not</i> on the Main port. For Wi-Fi and BT single-antenna implementations, the AUX port <i>must</i> be used.
SND	-		Ground
GND	-		Ground
SND	-		Ground
GND	-		Ground
GND	-		Ground
BT_PCM_OUT	0	VDDIO	PCM data output
BT_WAKE_B	I	VDDIO	Bluetooth device wake-up: Signal from the host to the SDC-SSD40NBT indicating that the host requires attention. Asserted: Bluetooth device must wake-up or remain awake Deasserted: Bluetooth device may sleep when sleep
)))	ND ND ND ND T_PCM_OUT	ND - ND - ND - ND - T_PCM_OUT O	ND - ND - ND - ND - T_PCM_OUT O VDDIO



				The polarity of this signal is software configurable and can be asserted high or low. Note: The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has "No Sleep Mode Set".
21	BT_HOST_WAKE_	0	VDDIO	Host Wake-up
	B	J	722.0	Signal from the SDC-SSD40NBT to the host indicating that the radio requires attention.
				Asserted: Host device must wake-up or remain awake.
				Deasserted: Host device may sleep when sleep criteria are met
				The polarity of this signal is software configurable and can be asserted high or low.
				Note: The default is low but this is only applicable for specific Bluetooth Sleep mode settings. By default, the radio has "No Sleep Mode Set".
22	RSVD	0	VDDIO	Bluetooth LED Activity Indicator; active high.
23	VDD3_3	-		3.3V Power
24	GND	-		Ground
25	BT_UART_CTS_N	I	VDDIO	Clear-to-send signal for the Bluetooth UART interface, active low.
26	BT_UART_RTS_N	0	VDDIO	Request-to-send signal for the Bluetooth UART interface, active low.
27	BT_UART_TXD	0	VDDIO	Bluetooth UART Serial Output.
28	BT_UART_RXD	I	VDDIO	Bluetooth UART Serial Input.
29	BT_PCM_SYNC	I/O	VDDIO	PCM sync signal Default master (output); can be configured slave (input)
30	BT_PCM_IN	I	VDDIO	PCM data input
31	BT_PCM_CLK	1/0	VDDIO	PCM clock
32	VDDIO		VDDIO	1.8/3.3V I/O Power
				This is the reference pins for all I/O signaling pins; it accepts 1.8VDC or 3.3VDC from the host.
33	RSVD	0	VDDIO	Reserved for WLAN LED activity indicator.
34	RSVD	0	VDDIO	Reserved for Wake on Wireless.
35	SYS_RST_L	I	VDDIO	Resets the WLAN radio, active low. Must be asserted when power is first applied to the radio, then released before any transaction can start (see Note 1). See "Electrical Considerations" for the recommended SYS_RST_L circuitry. See Note 2.
36	CHIP_PWD_L	I	VDDIO	Powers down both the BT and WLAN radios, active low (see Note 1). See Note 2.
37	BT_RST_L	I	VDDIO	Resets the Bluetooth radio, active low. Must be asserted when power is first applied to the radio, then released

49

50

51

52

53

54

55

56

RSVD

RSVD

RSVD

RSVD

RSVD

RSVD

RSVD

RSVD



				any transaction can start. Note: See "Integration Considerations" for additional integration information. See Note 2.		
38	SDIO_DATA_0	I/O	VDDIO		SDIO Data 0 Note: See "Integration Considerations" for additional integration information.	
39	GND	-		Ground		
40	SDIO_CLK	I	VDDIO	SDIO Clock (25MHz max) Note: See "Integration Considerations" for additional integration information.		
41	GND	-		Ground		
42	SDIO_DATA_1	1/0	VDDIO	SDIO Data 1	Note: See "Integration	
43	SDIO_DATA_3	I/O	VDDIO	SDIO Data 3	Considerations" for additional integration information.	
44	SDIO_DATA_2	I/O	VDDIO	SDIO Data 2	- integration information.	
45	SDIO_CMD	1/0	VDDIO	SDIO Command		
46	GND	-		Ground		
47	CLK_32K	I		32k Ext Sleep Clock		
				Note: The Broadcom BCM4329 (the core of the SSD40NBT) does not have an internal sleep clock. The SSD40NBT requires an external 32K sleep clock. Laird recommends the ECS-327KE or similar product.		
48	RSVD	I	VDDIO	Reserved, No Connec	t	

Reserved, No Connect

Reserved, No Connect

Reserved, No Connect

Reserved for GPIO. Leave open (float).

Reserved for GPIO. No Connect.

before

Note 1: Simply releasing SYS_RST_L and CHIP_PWD_L does not guarantee that the BCM4329 chip in the SSD40NBT module comes out of reset. Ensure that both VDD and VDDIO have been applied to the SSD40NBT for at least 110 ms before attempting to initiate SDIO communications. A slightly longer delay is better (safer).

Note 2: If the following lines are available on the radio you are integrating into your system, you must connect and control them with the host device.

CHIP_PWD_L SYS_RST_L BT_RST_L VDDIO_DR 0

1/0

1/0

1/0

1/0

1/0

1/0

1/0

VDDIO

VDDIO

VDDIO

VDDIO

VDDIO

VDDIO

VDDIO

VDDIO



If the radio stays powered up and the host goes down or is reset, communications cannot be reestablished with the radio. The host SDIO controller must re-establish communication with the radio by reloading the radio firmware after a power-on or a reset.

6.1 SSD30AG and SSD40NBT Pin Comparison Table

Pin # Pin Name Pin Name Pin # Pin Name Pin Name 1 GND GND 29 RSVD BT_PCM_SYNC 2 GND GND 30 RSVD BT_PCM_CLK 3 GND GND 31 RSVD BT_PCM_CLK 4 GND GND 32 VDDIO VDDIO 5 ANT_2 ANT_2 33 WL_LED_ACT RSVD 6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 34 WL_GPIO_1 RSVD 8 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND		SSD30AG	SSD40NBT		SSD30AG	SSD40NBT
2 GND GND 30 RSVD BT_PCM_IN 3 GND GND 31 RSVD BT_PCM_CLK 4 GND GND 32 VDDIO VDDIO 5 ANT_2 ANT_2 33 WL_LED_ACT RSVD 6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND		Pin Name	Pin Name			Pin Name
3 GND GND 31 RSVD BT_PCM_CLK 4 GND GND 32 VDDIO VDDIO 5 ANT_2 ANT_2 33 WL_LED_ACT RSVD 6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 44 SDIO_DATA_2 SDIO_CMD 16 GND GND	1	GND	GND	29	RSVD	BT_PCM_SYNC
4 GND GND 32 VDDIO VDDIO 5 ANT_2 ANT_2 33 WL_LED_ACT RSVD 6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_2 SDIO_DATA_2 16 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GN	2	GND	GND	30	RSVD	BT_PCM_IN
5 ANT_2 ANT_2 33 WL_LED_ACT RSVD 6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 41 GND GND 14 GND GND 43 SDIO_DATA_1 SDIO_DATA_2 15 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND	3	GND	GND	31	RSVD	BT_PCM_CLK
6 GND GND 34 WL_GPIO_1 RSVD 7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT	4	GND	GND	32	VDDIO	VDDIO
7 GND GND 35 SYS_RST_L SYS_RST_L 8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD	5	ANT_2	ANT_2	33	WL_LED_ACT	RSVD
8 GND GND 36 CHIP_PWD_L CHIP_PWD_L 9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_CMD SDIO_CMD 18 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD B	6	GND	GND	34	WL_GPIO_1	RSVD
9 GND GND 37 RSVD BT_RST_L 10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 41 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 23 VCC3_3 <td>7</td> <td>GND</td> <td>GND</td> <td>35</td> <td>SYS_RST_L</td> <td>SYS_RST_L</td>	7	GND	GND	35	SYS_RST_L	SYS_RST_L
10 ANT_1 ANT_1 38 SDIO_DATA_0 SDIO_DATA_0 11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24	8	GND	GND	36	CHIP_PWD_L	CHIP_PWD_L
11 GND GND 39 GND GND 12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_CMD SDIO_CMD 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD BSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD SDIO_SEL RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND <td< td=""><td>9</td><td>GND</td><td>GND</td><td>37</td><td>RSVD</td><td>BT_RST_L</td></td<>	9	GND	GND	37	RSVD	BT_RST_L
12 GND GND 40 SDIO_CLK SDIO_CLK 13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD BSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD<	10	ANT_1	ANT_1	38	SDIO_DATA_0	SDIO_DATA_0
13 GND GND 41 GND GND 14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD SDIO_CMD RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_	11	GND	GND	39	GND	GND
14 GND GND 42 SDIO_DATA_1 SDIO_DATA_1 15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD SDIO_SEL RSVD RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26	12	GND	GND	40	SDIO_CLK	SDIO_CLK
15 GND GND 43 SDIO_DATA_3 SDIO_DATA_3 16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	13	GND	GND	41	GND	GND
16 GND GND 44 SDIO_DATA_2 SDIO_DATA_2 17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	14	GND	GND	42	SDIO_DATA_1	SDIO_DATA_1
17 GND GND 45 SDIO_CMD SDIO_CMD 18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	15	GND	GND	43	SDIO_DATA_3	SDIO_DATA_3
18 GND GND 46 GND GND 19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	16	GND	GND	44	SDIO_DATA_2	SDIO_DATA_2
19 RSVD BT_PCM_OUT 47 RSVD CLK_32K 20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	17	GND	GND	45	SDIO_CMD	SDIO_CMD
20 RSVD RSVD 48 SDIO_SEL RSVD 21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	18	GND	GND	46	GND	GND
21 RSVD BT_HOST_WAKE_B 49 WLAN_ACTIVE RSVD 22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	19	RSVD	BT_PCM_OUT	47	RSVD	CLK_32K
22 RSVD RSVD 50 BT_PRIORITY RSVD 23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	20	RSVD	RSVD	48	SDIO_SEL	RSVD
23 VCC3_3 VDD3_3 51 BT_FREQ RSVD 24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	21	RSVD	BT_HOST_WAKE_B	49	WLAN_ACTIVE	RSVD
24 GND GND 52 BT_ACTIVE RSVD 25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	22	RSVD	RSVD	50	BT_PRIORITY	RSVD
25 RSVD BT_UART_CTS_N 53 RSVD RSVD 26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	23	VCC3_3	VDD3_3	51	BT_FREQ	RSVD
26 RSVD BT_UART_RTS_N 54 RSVD RSVD 27 RSVD BT_UART_TXD 55 RSVD RSVD	24	GND	GND	52	BT_ACTIVE	RSVD
27 RSVD BT_UART_TXD 55 RSVD RSVD	25	RSVD	BT_UART_CTS_N	53	RSVD	RSVD
	26	RSVD	BT_UART_RTS_N	54	RSVD	RSVD
28 RSVD BT HART RXD 56 RSVD RSVD	27	RSVD	BT_UART_TXD	55	RSVD	RSVD
20 1/340 DI_OANI_NAO 30 1/340 N340	28	RSVD	BT_UART_RXD	56	RSVD	RSVD

6.2 Electrical Considerations

Figure 9 is a section of the schematic for the MSD40NBT, a PCB module based on the SSD40NBT. Laird provides this for your reference only to aid you in integrating the SSD40NBT into your device.



Note: The full MSD40NBT schematic is located in *Appendix A: Schematic*.




Figure 9: Recommended circuit for SYS_RST_L

Note: In the reset circuit, the diode is placed in parallel with the resistor to ensure the capacitor is discharged quickly when a power drop occurs. This minimizes the chance of register corruption within the processor and Wi-Fi module should such a power supply glitch arise.




Figure 10: Recommended supply bypass

Note: The 10uF bypass capacitors must be a low-ESR type.

Note: The 0 ohm resistors are optional and could be replaced by a chip ferrite bead, if desired.

6.3 Integration Considerations

The following Wi-Fi and Bluetooth information should be taken into consideration when integrating the SSD40NBT.

6.3.1 Wi-Fi

Series resistors are recommended in all six SDIO lines (27-56 ohms typically):

- SDIO_CLK
- SDIO_CMD

Datasheet



- SDIO DATA 0
- SDIO DATA 1
- SDIO_DATA_2
- SDIO_DATA_3

Note: Although these values may vary with the properties of your host interface and the PCB, they are a reasonable starting point.

Note: The series resistors in the SDIO bus provide several design benefits:

- If a host controller has too high of a drive strength, then bus ringing may result. Series resistors can reduce this ringing on the I/O lines.
- Adding 27-56 ohms of series resistance on the SDIO bus will reduce sharp transitional edges, which may reduce EMI.
- Having the series resistors in the PCB layout allows for design flexibility; If they are later found to be unnecessary, zero (0) ohm jumpers may be used in their place

The following are also recommended:

- 47 K ohm pull-ups on the CMD line and four data lines: SDIO_CMD, SDIO_DATA_0, SDIO_DATA_1, SDIO_DATA_2, SDIO_DATA_3

Note: No pull-up is required on the CLK line.

Note: Make sure to apply the proper voltage on the VDDIO input to the SiP to match the signaling voltage of the SDIO host interface (1.8V or 3.3V typically, but it can be anything in between these values).

Note: The SDIO host must wait a minimum of 110 ms before initiating access to the SDC-SSD40NBT after VDD ramps up and settles.

6.3.2 Bluetooth

When the BT radio is not being used, the BT_RST_L line may be held low to save some overall current consumption.


When the BT radio is being used, the BT_RST_L line may be left floating (because there is a 10 K ohm pull-up resistor on this line inside the SSD40NBT SiP).

If the BT_RST_L is coming from a GPIO from the host processor, then it may be easier (although not necessary) to assert a HIGH on this line, rather than making it an input.




7 MECHANICAL SPECIFICATIONS

SiP Top View





SiP Bottom View



Unit: mm

Pins	Dimensions
1	1.305 mm x .502
2, 3, 4, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 24, 39, 41, 46	1.102 mm x .502
5, 10, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56	1 mm x.4 mm







Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610



FOR REFERENCE ONLY



Note: The ground pad beneath the SiP (radio) should be the ground plane of your circuit board. The exposed portion of the ground pad beneath the SiP is controlled by the Solder Mask layer.



7.1 Mounting

Laird specializes in the design and manufacturing of Wi-Fi radio modules and cards. Although we understand that every system is different, our expertise does not extend to the system level. Because of this, we can provide only integration guidelines and not individual design reviews and approvals.

The SDC-SSD40NBT is a Quad Flat pack with No Leads (QFN) System in Package (SiP). Laird has mounted this device to a PCB with a host and antenna connectors and markets that radio module as the SDC-MSD40NBT.



Note:

The following information results from Laird's experience in producing the SDC-MSD40NBT. Laird provides these data for informational purposes only and provides no warranties or claims with regard to the applicability of this information to a particular design.

Solder Stencil Opening for Pads (56 signal pads): 1:1 to 1:0.9 (dependent on solder type)

Solder Stencil Opening for Thermal Pads (9 "window pane" pads): 1:0.5 to 1:0.75 (dependent on solder type)

Note:

The vias that are in the thermal pad (6x6 pattern of 12 mil holes) are open; they are not tented by the solder mask on the bottom side. This allows excess paste to escape from the bottom side to help ensure a flat SIP installation.

Solder Paste Type: No-Clean as the soldered part to board clearance will not allow for adequate post solder cleaning.

Rework is technically challenging due to parts on the SIP reflowing at the same temperature needed for rework. The SDC-SSD40NBT cannot be lifted by the shield during rework. As such, removal of part for rework is not recommended. Reflow without removal has been successfully used to clear shorts found during x-ray inspection.




Figure 11: Footprint from the Laird MSD30/40 PCB

Reflow: The SDC-SSD40NBT is RoHS compliant and as such is sensitive to heat. The below graphic details a typical profile for such and device and is provided for reference purposes.

7.1.1 Recommendations:

If the SSD40NBT has been removed from the moisture-protective packaging for more than 24 hours, bake at 125 degrees Celsius for 24 hours (per Jedec-STD-033). This is a preparatory step prior to reflow to ensure that the SIPs are sufficiently dehydrated. Reflow should occur immediately following baking to prevent rehydration.

Referred to IPC/JEDEC standard. Peak Temperature: < 250°C Number of Times: ≤ 2



Embedded Wireless Solutions Support Center: http://ews-support.lairdtech.com www.lairdtech.com/wireless 28

Americas: +1-800-492-2320 Europe: +44-1628-858-940 Hong Kong: +852 2923 0610

Datasheet



8 RF LAYOUT DESIGN GUIDELINES

The following is a list of RF layout design guidelines and recommendation when installing a Laird radio into your device.

- Do not run antenna cables directly above or directly below the radio.
- Do not place any parts or run any high speed digital lines below the radio.
- If there are other radios or transmitters located on the device (such as a Bluetooth radio), place the devices as far apart from each other as possible.
- Ensure that there is the maximum allowable spacing separating the antenna connectors on the Laird radio from the antenna. In addition, do not place antennas directly above or directly below the radio.
- Laird recommends the use of a double shielded cable for the connection between the radio and the antenna elements.
- Use proper electro-static-discharge (ESD) procedures when installing the Laird radio module.

Datasheet



9 REGULATORY

9.1 Certified Antennas

The SDC-SSD40NBT was tested to the regulatory standards defined in the "Certifications" section of the Specifications table above. Laird conducted these tests with the following antennas:

Cisco AIR-ANT 4941

Form Factor: WhipType: Dipole

Maximum 2.4 GHz Gain: 2.2 dBi

Tested and Certified 2.4 GHz Transmit Power: TBD

Ethertronics

Form Factor: Isolated Magnetic Dipole[™] (IMD)

Type: GY Internal Antenna
 Maximum 2.4 GHz Gain: 2.5 dBi
 Maximum 5 GHz Gain: 5 dBi

Tested and Certified 2.4 GHz Transmit Power: TBD
 Tested and Certified 5 GHz Transmit Power: TBD

Radiall Larson Dipole (R380500314)

Form Factor: WhipType: Dipole

Maximum 2.4 GHz Gain: 1.6 dBi (not used during testing)

Maximum 5 GHz Gain: 5 dBi

Tested and Certified 5 GHz Transmit Power: TBD

HUBER+SUHNER (SOA 2459/360/5/0/V_C)

Form Factor: WhipType: Monopole

Maximum 2.4 GHz Gain:3dBiMaximum 5 GHz Gain:6.5dBi

Tested and Certified 2.4 GHz Transmit Power: TBD
 Tested and Certified 5 GHz Transmit Power: TBD

Note:

If the formal test reports for the SDC-SSD40NBTshow that transmit power was decreased to less than 100% on 2.4 GHz edge channels. Laird will make these transmit power reductions in firmware for the edge channels. Integrators do not need to reduce transmit power on a channel-by-channel basis to comply with band edge regulations.

Antennas of differing types and higher gains may be integrated as well. If necessary, with the Summit Manufacturing Utility software utility, OEMs may reduce the transmit power of the SDC-SSD40NBT to account for higher antenna gain. In some cases, OEMs may be able to reduce certification efforts by using antennas that are of like type and equal or lesser gain to the above listed antennas.

Datasheet



9.2 Documentation Requirements

In order to maintain regulatory compliance, when integrating the SDC-SSD40NBT into a host device and leveraging Laird's grants and certifications, it is necessary to meet the documentation requirements set forth by the applicable regulatory agencies. The following sections (FCC, Industry Canada, and European Union) outline the information that may be included in the user's guide and external labels for the host devices into which the SDC-SSD40NBT is integrated.

9.2.1 FCC

Note: You must place "Contains FCC ID: TWG-SDCSSD40NBT" on the host product in such a location that it can be seen by an operator at the time of purchase.

9.2.1.1 User's Guide Requirements

When integrating the SDC-SSD40NBT into a host device, the integrator must include specific information in the user's guide for the device into which the SDC-SSD40NBT is integrated. The integrator must not provide information to the end user regarding how to install or remove this RF module in the user's manual of the device into which the SDC-SSD40NBT is integrated. The following FCC statements must be added in their entirety and without modification into a prominent place in the user's guide for the device into which the SDC-SSD40NBT is integrated:

Federal Communication Commission Interference Statement

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- 1. Reorient or relocate the receiving antenna.
- 2. Increase the separation between the equipment and receiver.
- 3. Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- 4. Consult the dealer or an experienced radio/TV technician for help.

FCC Caution: Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Datasheet



IMPORTANT NOTE: FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

9.2.2 Industry Canada

Note: You must place "Contains IC ID: 6616A-SDCSSD40NBT" on the host product in such a location that it can be seen by an operator at the time of purchase.

9.2.2.1 User's Guide Requirements (for Model # SDC-SSD40NBT)

RF Radiation Hazard Warning

To ensure compliance with FCC and Industry Canada RF exposure requirements, this device must be installed in a location where the antennas of the device will have a minimum distance of at least 20 cm from all persons. Using higher gain antennas and types of antennas not certified for use with this product is not allowed. The device shall not be co-located with another transmitter.

Installez l'appareil en veillant à conserver une distance d'au moins 20 cm entre les éléments rayonnants et les personnes. Cet avertissement de sécurité est conforme aux limites d'exposition définies par la norme CNR-102 at relative aux fréquences radio.

Maximum Antenna Gain – If the integrator configures the device such that the antenna is detectable from the host product.

This radio transmitter (IC ID: 6616A-SDCSSD40L) has been approved by Industry Canada to operate with the antenna types listed below with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Le présent émetteur radio (IC ID: 6616A-SDCSSD40L) a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés ci-dessous et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.



9.2.3 European Union

9.2.3.1 Declaration of Conformity

This device complies with the essential requirements of the Radio Equipment directive: 2014/53/EU. The following test methods have been applied to prove presumption of conformity with the essential requirements of the Radio Equipment directive **2014/53/EU**:

Manufacturer	Laird	
Products	MSD40NBT	a di di
Product Description	802.11 A/B/G/N Enterprise Wi-Fi + Bluetooth SiP module	The state of the s
EU Directives	2014/53/EU – Radio Equipment Directive (RED)	

Reference standards used for presumption of conformity:

Article Number	Requirement	Reference standard(s)
	Low voltage equipment safety	EN 60950-1:2006 +A11:2009 +A1:2010 +A12:2011 +A2:2013
3.1a	RF Exposure	EN 62311:2008 EN 50385:2002
3.1b	Protection requirements – Electromagnetic compatibility	EN 301 489-1 v2.2.0 (2017-03) EN 301 489-17 v3.2.0 (2017-03)
3.2	Means of the efficient use of the radio frequency spectrum (ERM)	EN 300 328 v2.1.1 (2016-11) EN 301 893 v2.1.1 (2017-05)

Declaration:

We, Laird, declare under our sole responsibility that the essential radio test suites have been carried out and that the above product to which this declaration relates is in conformity with all the applicable essential requirements of Article 3 of the EU Radio Equipment Directive 2014/53/EU, when used for its intended purpose.

Place of Issue:	Laird W66N220 Commerce Court, Cedarburg, WI 53012 USA tel: +1-262-375-4400 fax: +1-262-364-2649
Date of Issue:	June 2017
Name of Authorized Person:	Thomas T Smith, Director of EMC Compliance
Signature of Authorized Person:	Thomas TSmith

Maximum Output Power for Each Frequency

18.00 dBm, 2.412-2.472 GHz 20.5 dBm, 5.15-5.25 GHz 4.70 dBm for BT 20.5 dBm, 5.25-5.35 GHz 20.5 dBm, 5.47-5.725 GHz

Software Version for Testing


SW version: 22.3.4.29



The minimum distance between the user and/or any bystander and the radiating structure of the transmitter is 20 cm.

5150 ~ 5350 MHz is limited to indoor used in the following countries:

	BE					LU					
	BG	DE	EL	HR	LV	HU	ΑT	RO	FI	LI	TR
						MT					



9.2.3.2 User's Guide Requirements

The integrator must include specific information in the user's guide for the device into which the SDC-SSD40NBT is integrated. In addition to the required FCC and IC statements outlined above, the following Radio Equipment Directive (RED) statements must be added in their entirety and without modification into a prominent place in the user's guide for the device into which the SDC-SSD40NBT is integrated:

This device complies with the essential requirements of the Radio Equipment Directive: 2014/53/EU. The following test methods have been applied in order to prove presumption of conformity with the essential requirements of this directive:

EN 60950-1:2006+A11+A1:2010+A12:2011+A2 2013
 Safety of Information Technology Equipment

EN 300 328 v2.1.1

Electromagnetic compatibility and Radio spectrum Matters (ERM); Wideband Transmission systems; Data transmission equipment operating in the 2,4 GHz ISM band and using spread spectrum modulation techniques; Harmonized EN covering essential requirements under article 3.2 of the R&TTE Directive

EN 301 489-1 v2.2.0

Electromagnetic compatibility and Radio Spectrum Matters (ERM); ElectroMagnetic Compatibility (EMC) standard for radio equipment and services; Part 1: Common technical requirements

EN 301 489-17 3.2.0

Electromagnetic compatibility and Radio spectrum Matters (ERM); ElectroMagnetic Compatibility (EMC) standard for radio equipment and services; Part 17: Specific conditions for 2,4 GHz wideband transmission systems and 5 GHz high performance RLAN equipment

EN 301 893 v2.1.1

Electromagnetic compatibility and Radio spectrum Matters (ERM); Broadband Radio Access Networks (BRAN); Specific conditions for 5 GHz high performance RLAN equipment

EU 2011/65/EU (RoHS)

Declaration of Compliance – EU Directive 2011/65/EU; Reduction of Hazardous Substances (RoHS)

This device is a 2.4 GHz wideband transmission system (transceiver), intended for use in all EU member states and EFTA countries, except in France and Italy where restrictive use applies.

In Italy the end-user should apply for a license at the national spectrum authorities in order to obtain authorization to use the device for setting up outdoor radio links and/or for supplying public access to telecommunications and/or network services.

This device may not be used for setting up outdoor radio links in France and in some areas the RF output power may be limited to 10 mW EIRP in the frequency range of 2454 – 2483.5 MHz. For detailed information the end-user should contact the national spectrum authority in France.



© Česky [Czech]	[Jméno výrobce] tímto prohlašuje, že tento [typ zařízení] je ve shodě se základními požadavky a dalšími příslušnými ustanoveními směrnice 1999/5/ES.			
ⓓ Dansk [Danish]	Undertegnede [fabrikantens navn] erklærer herved, at følgende udstyr [udstyrets typebetegnelse] overholder de væsentlige krav og øvrige relevante krav i direktiv 1999/5/EF.			
Deutsch [German]	Hiermit erklärt [Name des Herstellers], dass sich das Gerät [Gerätetyp] in Übereinstimmung mit den grundlegenden Anforderungen und den übrigen einschlägigen Bestimmungen der Richtlinie 1999/5/EG befindet.			
et Eesti [Estonian]	Käesolevaga kinnitab [tootja nimi = name of manufacturer] seadme [seadme tüüp = type of equipment] vastavust direktiivi 1999/5/EÜ põhinõuetele ja nimetatud direktiivist tulenevatele teistele asjakohastele sätetele.			
en English	Hereby, [name of manufacturer], declares that this [type of equipment] is in compliance with the essential requirements and other relevant provisions of Directive 1999/5/EC.			
es Español [Spanish]	Por medio de la presente [nombre del fabricante] declara que el [clase de equipo] cumple con los requisitos esenciales y cualesquiera otras disposiciones aplicables o exigibles de la Directiva 1999/5/CE.			
_{el} Ελληνική [Greek]	ΜΕ ΤΗΝ ΠΑΡΟΥΣΑ [name of manufacturer] ΔΗΛΩΝΕΙ ΟΤΙ [type of equipment] ΣΥΜΜΟΡΦΩΝΕΤΑΙ ΠΡΟΣ ΤΙΣ ΟΥΣΙΩΔΕΙΣ ΑΠΑΙΤΗΣΕΙΣ ΚΑΙ ΤΙΣ ΛΟΙΠΕΣ ΣΧΕΤΙΚΕΣ ΔΙΑΤΑΞΕΙΣ ΤΗΣ ΟΔΗΓΙΑΣ 1999/5/ΕΚ.			
français [French]	Par la présente [nom du fabricant] déclare que l'appareil [type d'appareil] est conforme aux exigences essentielles et aux autres dispositions pertinentes de la directive 1999/5/Cl			
it Italiano [Italian]	Con la presente [nome del costruttore] dichiara che questo [tipo di apparecchio] è conforme ai requisiti essenziali ed alle altre disposizioni pertinenti stabilite dalla direttiva 1999/5/CE.			
Latviski [Latvian]	Ar šo [name of manufacturer / izgatavotāja nosaukums] deklarē, ka [type of equipment / iekārtas tips] atbilst Direktīvas 1999/5/EK būtiskajām prasībām un citiem ar to saistītajiem noteikumiem.			
Lietuvių [Lithuanian]	Šiuo [manufacturer name] deklaruoja, kad šis [equipment type] atitinka esminius reikalavimus ir kitas 1999/5/EB Direktyvos nuostatas.			
ાતી Nederlands [Dutch]	Hierbij verklaart [naam van de fabrikant] dat het toestel [type van toestel] in overeenstemming is met de essentiële eisen en de andere relevante bepalingen van richtlijn 1999/5/EG.			

Datasheet



Malti [Maltese]	Hawnhekk, <i>[isem tal-manifattur]</i> , jiddikjara li dan <i>[il-mudel tal-prodott]</i> jikkonforma mal-ħtiġijiet essenzjali u ma provvedimenti oħrajn relevanti li hemm fid-Dirrettiva 1999/5/EC.			
իս Magyar [Hungarian]	Alulírott, [gyártó neve] nyilatkozom, hogy a [típus] megfelel a vonatkozó alapvető követelményeknek és az 1999/5/EC irányelv egyéb előírásainak.			
Polski [Polish]	Niniejszym [nazwa producenta] oświadcza, że [nazwa wyrobu] jest zgodny z zasadniczymi wymogami oraz pozostałymi stosownymi postanowieniami Dyrektywy 1999/5/EC.			
Português [Portuguese]	[Nome do fabricante] declara que este [tipo de equipamento] está conforme com os requisitos essenciais e outras disposições da Directiva 1999/5/CE.			
डा Slovensko [Slovenian]	[Ime proizvajalca] izjavlja, da je ta [tip opreme] v skladu z bistvenimi zahtevami in ostalimi relevantnimi določili direktive 1999/5/ES.			
Slovensky [Slovak]	[Meno výrobcu] týmto vyhlasuje, že [typ zariadenia] spĺňa základné požiadavky a všetky príslušné ustanovenia Smernice 1999/5/ES.			
fi Suomi [Finnish]	[Valmistaja = manufacturer] vakuuttaa täten että [type of equipment = laitteen tyyppimerkintä] tyyppinen laite on direktiivin 1999/5/EY oleellisten vaatimusten ja sitä koskevien direktiivin muiden ehtojen mukainen.			
Svenska [Swedish]	Härmed intygar [företag] att denna [utrustningstyp] står I överensstämmelse med de väsentliga egenskapskrav och övriga relevanta bestämmelser som framgår av direktiv 1999/5/EG.			

9.2.3.3 Labeling Requirements

The final end product must be labeled in a visible area with the following notice:





10 BLUETOOTH SIG APPROVALS

10.1 Subsystem Combinations

This application note covers the procedure for generating a new Declaration ID for a Subsystem combination on the Bluetooth SIG website. In the instance of subsystems, a member can combine two or more subsystems to create a complete Bluetooth End Product solution.

The following is a sample subsystem listings to use as a reference:

Design Name	Owner	Declaration ID	Link to listing on the SIG website
SSD40NBT	Laird	B019705	https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=19705
Windows 8 (Host Subsystem)	Microsoft Corp.	B012854	https://www.bluetooth.org/tpg/QLI_viewQDL.cfm?qid=12854

10.2 Assumptions

This procedure assumes that the member is simply combining two subsystems to create a new design, without any modification to the existing, qualified subsystems. This is achieved by using the listing interface on the Bluetooth SIG website. Figure 12 shows the basic subsystem combination of a controller and host subsystem. The controller provides the RF/BB/LM and HCI layers, with the host providing L2CAP, SDP, GAP, RFCOMM/SPP and any other specific protocols and profiles existing in the host subsystem listing. The design may also include a profile subsystem.




Figure 12: Basic subsystem combination of a controller and host subsystem

The Qualification Process requires each company to registered as a member of the Bluetooth SIG – www.bluetooth.org

The following link provides a link to the Bluetooth Registration page: https://www.bluetooth.org/login/register/

Datasheet



For each Bluetooth design it is necessary to purchase a Declaration ID. This can be done before starting the new qualification, either through invoicing or credit card payment. The fees for the Declaration ID will depend on your membership status, please refer to the following webpage:

https://www.bluetooth.org/en-us/test-qualification/qualification-overview/fees

For a detailed procedure of how to obtain a new Declaration ID for your design, please refer to the following SIG document:

https://www.bluetooth.org/DocMan/handlers/DownloadDoc.ashx?doc_id=283698&vId=317486

To start the listing, go to: https://www.bluetooth.org/tpg/QLI_SDoc.cfm

In step 1, select **Reference a Qualified Design** and enter the Declaration IDs of each subsystem used in the End Product design. You can then select your pre-paid Declaration ID from the drop down menu or go to the Purchase Declaration ID page, (please note that unless the Declaration ID is pre-paid or purchased with a credit card, it will not be possible to proceed until the SIG invoice is paid.

Once all the relevant sections of step 1 are complete, complete steps 2, 3, and 4 as described in the help document. Your new Design will be listed on the SIG website and you can print your Certificate and DoC.

For further information please refer to the following training material:

https://www.bluetooth.org/en-us/test-qualification/qualification-overview/listing-process-updates

10.3 Additional Assistance

Please contact your local sales representative or our support team for further assistance:

Laird Technologies Connectivity Products Business Unit

Support Centre: http://ews-support.lairdtech.com

Email: wireless.support@lairdtech.com

Phone: Americas: +1-800-492-2320 Option 2

Europe: +44-1628-858-940 Hong Kong: +852 2923 0610

Web: http://www.lairdtech.com/wireless



11 APPENDIX A: SCHEMATIC

Because the SDC-MSD40NBT is a PCB module that is based on the SDC-SSD40NBT, the following SDC-MSD40NBT schematic may be used as a reference.




Figure 13: MSD40NBT Schematic

Note: By default, R1 is populated (and R2 is not populated) on the MSD40NBT which connects VDDIO to the 3.3V rail.

If a 1.8V VDDIO is desired, R2 is populated (instead of R1) allowing a voltage other than 3.3V (such as 1.8V) to be applied to VDDIO through pin 21 of the 60-pin connector J1.