## LV5768V-A

Bi-CMOS IC

## 1-channel Step-down Switching Regulator

ON Semiconductor ${ }^{\text {® }}$
www.onsemi.com

## Overview

The LV5768V-A is a 1 -channel step-down switching regulator.

## Feature

- 1 channel step-down switching regulator controller.
- Frequency decrease function at pendent.
- Load-independent soft start circuit.
- ON/OFF function.
- Built-in pulse-by-pulse OCP circuit.

It is detected by using ON resistance of an external MOS.


SSOP16(225mil)

- Synchronous rectification
- Current mode control


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter |  | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $V_{\text {IN }}$ max |  | 45 | V |
|  | $V_{\text {IN }}$, SW |  |  | 45 | V |
|  | HDRV, CBOOT |  |  | 52 | V |
|  | LDRV |  |  | 6.0 | V |
|  | Between CBOOT to SW <br> Between CBOOT to HDRV |  |  | 6.0 | V |
|  | EN, ILIM |  |  | $\mathrm{V}_{1 \mathrm{IN}^{+0.3}}$ | V |
|  | Between $\mathrm{V}_{\text {IN }}$ to ILIM |  |  | 1.0 | V |
|  | $V_{\text {DD }}$ |  |  | 6.0 | V |
|  | SS, FB, COMP,RT |  |  | $\mathrm{V}_{\text {DD }}+0.3$ | V |
| Allowable Power dissipation |  | Pd max | Mounted on a specified board. *1 | 0.74 | W |
| Operating temperature |  | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

*1 Specified board : $114.3 \mathrm{~mm} \times 76.1 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy board.
Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## ORDERING INFORMATION

See detailed ordering and shipping information on page 17 of this data sheet.

Recommended Operating Range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | ---: | :---: |
| Supply voltage range | $\mathrm{V}_{\text {IN }}$ |  | 8.5 to 42 | V |
| Error amplifier input voltage | $\mathrm{V}_{\mathrm{FB}}$ |  | 0 to 1.6 | V |
| Oscillatory frequency | FOSC |  | 80 to 500 | kHz |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Reference voltage block |  |  |  |  |  |  |
| Internal reference voltage | Vref | Including offset of E/A | 0.654 | 0.67 | 0.686 | V |
| 5 V power supply | VDD | IOUT $=0$ to 5 mA | 4.7 | 5.2 | 5.7 | V |
| Triangular waveform oscillator block |  |  |  |  |  |  |
| Oscillation frequency | Fosc | $\mathrm{RT}=220 \mathrm{k} \Omega$ | 110 | 125 | 140 | kHz |
| Frequency variation | FOSC DV | $\mathrm{V}_{\text {IN }}=8.5$ to 42 V |  | 1 |  | \% |
| Oscillation frequency fold back detection voltage | VOSC FB | FB voltage detection after SS ends |  | 0.1 |  | V |
| Oscillation frequency after fold back | FOSC FB |  |  | $1 / 3 \mathrm{~F}_{\text {OSC }}$ |  | kHz |
| ON/OFF circuit block |  |  |  |  |  |  |
| IC start-up voltage | $\mathrm{V}_{\text {EN }}$ on |  | 2.5 | 3.0 | 3.5 | V |
| IC off voltage | $V_{\text {EN }}$ off |  | 1.0 | 1.2 | 1.4 | V |
| Soft start circuit block |  |  |  |  |  |  |
| Soft start source current | ISS SC | EN > 3.5V | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| Soft start sink current | ISS SK | $\mathrm{EN}<1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 2 |  | mA |
| UVLO circuit block |  |  |  |  |  |  |
| UVLO lock release voltage | VUVLO |  |  | 8 |  | V |
| UVLO hysteresis | V UVLO H |  |  | 0.7 |  | V |
| Error amplifier |  |  |  |  |  |  |
| Input bias current | ${ }^{\text {I EA IN }}$ |  |  |  | 100 | nA |
| Error amplifier gain | $\mathrm{G}_{\text {EA }}$ |  | 1000 | 1400 | 1800 | $\mu \mathrm{A} / \mathrm{V}$ |
| Sink output current | IEA OSK | $\mathrm{FB}=1.0 \mathrm{~V}$ |  | -100 |  | $\mu \mathrm{A}$ |
| Source output current | IEA OSC | $\mathrm{FB}=0 \mathrm{~V}$ |  | 100 |  | $\mu \mathrm{A}$ |
| Current detection amplifier gain | GISNS |  |  | 1.5 |  |  |
| over current limiter circuit block |  |  |  |  |  |  |
| Reference current | ${ }^{\text {LIM }}{ }^{1}$ |  | -10\% | 18.5 | +10\% | $\mu \mathrm{A}$ |
| Over current detection comparator offset voltage | VLIM OFS |  | -5 |  | +5 | mV |
| Over current detection comparator common mode input range |  |  | $\mathrm{V}_{1 \mathrm{~N}}-0.45$ |  | $\mathrm{V}_{\text {IN }}$ | V |
| PWM comparator |  |  |  |  |  |  |
| Input threshold voltage$\left(\mathrm{F}_{\mathrm{OSC}}=125 \mathrm{kHz}\right)$ | Vt max | Duty cycle = DMAX | 0.9 | 1.0 | 1.1 | V |
|  | Vt0 | Duty cycle $=0 \%$ | 0.4 | 0.5 | 0.6 | V |
| Maximum ON duty | DMAX |  | 86 | 90 | 95 | \% |
| Output block |  |  |  |  |  |  |
| Output stage ON resistance (the upper side) | $\mathrm{R}_{\mathrm{ONH}}$ |  |  | 5 |  | $\Omega$ |
| Output stage ON resistance (the lower side) | RONL |  |  | 5 |  | $\Omega$ |
| Output stage ON current (the upper side) | ${ }^{\text {I ONH }}$ |  | 240 |  |  | mA |
| Output stage ON current (the lower side) | IONL |  | 240 |  |  | mA |

Continued on next page

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| The whole device |  |  |  |  |  |  |
| Standby current | ${ }^{\text {I CCS }}$ | $\mathrm{EN}<1 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Mean consumption current | ICCA | $\mathrm{EN}>3.5 \mathrm{~V}$ |  | 3 |  | mA |
| Security function |  |  |  |  |  |  |
| Protection function operating temperature at high temperature | TSD on | * Design certification |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |
| Protection function hysteresis at high temperature | TSD hys | * Design certification |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## Package Dimensions

unit : mm
SSOP16 (225mil)
CASE 565AM
ISSUE A



NOTE: The measurements are not to guarantee but for reference only.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## GENERIC

 MARKING DIAGRAM*

XXXXX = Specific Device Code
$Y=$ Year
$M=$ Month
DDD = Additional Traceability Data
*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " $\quad$ ", may or may not be present.


Pin Assignment


Block Diagram


Pin Function

| Pin No. | Pin name | Description |
| :---: | :---: | :---: |
| 1 | FB | Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.67 V . <br> The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin voltage becomes 0.1 V or less after a soft start ends, the oscillatory frequency becomes $1 / 3$. |
| 2 | COMP | Error amplifier output pin. Connect a phase compensation circuit between this pin and GND. |
| 3 | EN | ON/OFF pin. |
| 4 | RT | Oscillation frequency setting pin. Resistance is connected with this pin between GND. |
| 5 | N.C. | No connection *2 |
| 6 | SW | Pin to connect with switching node. A source of external Upper NchMOSFET is connected with a drain of external lower NchMOSFET. |
| 7 | CBOOT | Bootstrap capacitor connection pin. This pin becomes a GATE drive power supply of an external NchMOSFET. Connect a bypath capacitor between CBOOT and SW. |
| 8 | HDRV | An external upper MOSFET gate drive pin. |
| 9 | LDRV | An external lower MOSFET gate drive pin. |
| 10 | $V_{\text {DD }}$ | Power supply pin for an external the lower MOS-FET gate drive. |
| 11 | GND | Ground pin. Each reference voltage is based on the voltage of the ground pin. |
| 12 | SUBGND | It is connected with the GND pin of 11pin inside. *3 |
| 13 | N.C. | No connection *2 |
| 14 | $\mathrm{V}_{\text {IN }}$ | Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes 8 V or more, the IC starts by UVLO function and the soft start function operates. |
| 15 | ILIM | Reference current pin for current detection. The sink current of about $18.5 \mu \mathrm{~A}$ flows to this pin. When a resistance is connected between this pin and $\mathrm{V}_{I N}$ outside and the voltage applied to the SW pin is lower than the voltage of the terminal side of the resistance, the upper NchMOSFET is off by operating the current limiter comparator. This operation is reset with respect to each PWM pulse. |
| 16 | SS | Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the current of about $5 \mu \mathrm{~A}$. When this pin voltage becomes about 1.1V, the soft start period is expired. And the frequency fold back function becomes active. |

[^0]
## I/O pin equivalent circuit chart



Continued on next page


Continued from preceding page.


Boot sequence, UVLO, and TSD operation


Sequence of overcurrent protection


## Sample Application Circuit

$\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}$, $\mathrm{IOUT}=7 \mathrm{~A}$, Fosc $=100 \mathrm{kHz}$


- Part selection and set

1) Output voltage set

Output voltage (VOUT) is shown the equation (1).

$$
\begin{equation*}
\text { V OUT } \left.=\left(1+\frac{\mathrm{R} 4}{\mathrm{R} 3}\right) \times \mathrm{VREF}=\left(1+\frac{22 \mathrm{k} \Omega}{1.3 \mathrm{k} \Omega}\right) \times 0.67 \text { (typ }\right) \quad[\mathrm{V}] \tag{1}
\end{equation*}
$$

Ex) To set output voltage of 12 V , set resistors as follows: $\mathrm{R} 3=1.3 \mathrm{k} \Omega$ and $\mathrm{R} 4=22 \mathrm{k} \Omega$.
2) Soft start set

Soft start capacitor (C5) is obtained by the equation (2).

$$
\begin{equation*}
\mathrm{C} 5=\frac{\mathrm{ISS} \times \mathrm{TSS}}{\mathrm{~V} R E F}=\frac{5 \mu \times T \mathrm{TS}}{0.67 \mathrm{~V}} \quad[\mu \mathrm{~F}] \tag{2}
\end{equation*}
$$

ISS: Charge current value, $\mathrm{T}_{\text {SS }}$ : soft start time
Ex) To set soft start time of 15 ms (approx.), set $\mathrm{C} 5=0.1 \mu \mathrm{~F}$.
3) Overcurrent protector set

Overcurrent limit setting resistor (R5) is obtained by the equation (3).

$$
\begin{equation*}
R 5=\frac{R d s o n \times I_{L} \max }{I_{\|} \lim }=\frac{R d s o n \times I L \max }{18.5 \mu} \quad[\Omega] \tag{3}
\end{equation*}
$$

$\mathrm{I}_{\mathrm{I}} \mathrm{lim}$ : ILIM current value,
ILmax: the maximum value of coil current, Rdson: Ron between drain and source of Q1 (upper Nch MOS FET). Ron of ATP201 $\approx 23 \mathrm{~m} \Omega$ (when VGS $=4.5 \mathrm{~V}$ at $25^{\circ} \mathrm{C}$ )
Ex) To set current limit operation point to 11.3 A (load current) where coil peak current value is 12 A (approx.), set R5 $=15 \mathrm{k} \Omega$. Set an optimum resistor taking variation of ON resistance into consideration due to temperature change and make sure to confirm it with the user's specific board. For C6, connect a capacitor of 1000 pF to filter unwanted noise for the proper operation of current limiting.

ON resistance of FET

* Rdson of FET has its own temperature coefficient and the resistor becomes higher in proportion to the temperature.
* To set Rdson value within the range of operating temperature, it is advisable that the user confirm the data sheet by the FET supplier.

4) How to set oscillation frequency

Oscillation frequency Fosc is adjustable by RT resistor as shown in the correlation chart as follows:
SW frequency setting range: 80 kHz to 500 kHz


## 5) Boot strap capacitor set

For boot strap capacitor C2, use capacitor 100 times larger than Ciss of power MOSFET.

## 6) Phase compensation set

Since LV5768V adopts current mode control, low ESR capacitor and solid polymer capacitor such as OS capacitor can be used as output capacitor with simple phase compensation.

## *Frequency characteristics

Frequency characteristics of LV5768V consist of the following transfer functions.
(1) Output resistor divider ; $\mathrm{H}_{\mathrm{R}}$
(2) Voltage gain of error amplifier

Current gain (Transconductance)
(3) Impedance of external phase compensation part
(4) Current sense loop gain
(5) Output smoothing impedance


Fig. Current control loop of LV5768V
Closed loop gain is obtained by the equation (4)

$$
\begin{align*}
& G=H_{R} \times G_{M E A} \times Z_{C} \times G_{C S} \times Z_{O} \\
& R 5=\frac{V_{R E F}}{V_{O}} \times G_{M E A} \times\left(R_{C}+\frac{1}{S C_{C}}\right) \times G_{C S} \times \frac{R_{L}}{1+S_{C O R}} \tag{4}
\end{align*}
$$

From the equation (4), the frequency characteristics of closed loop gain is given by pole fp1 which consists of output capacitor Co and output load resistor RL, zero point fz which is given by external resistor Rc and capacitor Cc of phase compensation pin COMP and pole fp2 which is given by output impedance of error amplifier ZEA and external phase compensation capacitor Cc. fp1, fz, fp2 are given by the equation (5), (6) and (7).

$$
\mathrm{fp} 1=\frac{1}{2 \pi \mathrm{CO}_{\mathrm{L}}}(5), \quad \mathrm{fz}=\frac{1}{2 \pi \mathrm{C}_{C} R_{C}}(6), \quad \mathrm{fp} 2=\frac{1}{2 \pi \times \mathrm{ZEA}_{\mathrm{EA}} \times \mathrm{C}_{\mathrm{C}}}(7)
$$

*Calculation of the phase compensation by external part $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$
In general, the frequency where closed loop gain becomes 1 (zero cross frequency fzc) should be $1 / 10$ of the switching frequency (or $1 / 5$ at the highest) to stabilize the operation of switching regulator.

Ex) When switching frequency of LV5768V is 100 kHz :

$$
\begin{equation*}
\mathrm{fzc}=\frac{100 \mathrm{kHz}}{10} \approx 10 \mathrm{kHz} \tag{8}
\end{equation*}
$$

Since the closed loop gain becomes 1 with this frequency, the equation (7) $=1$

$$
\begin{equation*}
\frac{V_{R E F}}{V_{O}} \times G_{M E A} \times\left(R_{C}+\frac{1}{S C_{C}}\right) \times G_{C S} \times \frac{R_{L}}{1+S C_{O R}}=1 \tag{9}
\end{equation*}
$$

In reality for zero cross frequency, since capacity element $\frac{1}{S C C}$ of phase compensation becomes lower enough than the resistance element $\mathrm{R}_{\mathrm{C}}: \quad \mathrm{R}_{\mathrm{C}} » \frac{1}{\mathrm{SC}_{\mathrm{C}}}$

The equation (9) becomes $\frac{V_{R E F}}{V_{O}} \times G_{M E A} \times R_{C} \times G_{C S} \times \frac{R_{L}}{1+2 \pi \times f Z C \times C_{O} \times R_{L}}=1$
From the equation, phase compensation external resistor $\mathrm{R}_{\mathrm{C}}$ is obtained by the following formula. However, $\mathrm{G}_{\mathrm{CS}}=0.67 / \mathrm{Rdson}=29 \mathrm{~A} / \mathrm{V}, \mathrm{G}_{\mathrm{MEA}}=1400 \mu \mathrm{~A} / \mathrm{V}$.
Given that output is 12 V and load resistor is $1.7 \Omega$ ( 7 A load):

$$
\begin{align*}
\therefore R_{C} & =\frac{V_{O}}{V_{R E F}} \times \frac{1}{G_{M E A}} \times \frac{1}{G_{C S}} \times \frac{1+2 \pi \times f \mathrm{fCC} \times \mathrm{CO}_{\mathrm{O}} \times \mathrm{R}_{\mathrm{L}}}{\mathrm{R}_{\mathrm{L}}}  \tag{12}\\
& =\frac{12}{0.67} \times \frac{1}{1400 \mu \mathrm{~A} / \mathrm{V}} \times \frac{1}{29 \mathrm{~A} / V} \times \frac{1+2 \pi \times 10 \mathrm{k} \times 1410 \mu \times 1.7}{1.7} \\
& \approx 39 \mathrm{k} \Omega \tag{13}
\end{align*}
$$

This is the external resistor value $\mathrm{R}_{\mathrm{C}}$ obtained from this calculation (the calculation reveals that the last block where load resistor $\mathrm{R}_{\mathrm{L}}$ is inserted is $1 « 2 \pi \times \mathrm{f}_{\mathrm{ZC}} \times \mathrm{C}_{\mathrm{O}} \times \mathrm{R}_{\mathrm{L}}$. Therefore, there is no dependence on $\mathrm{R}_{\mathrm{L}}$.).
When point zero $\mathrm{fZ}(6)$ and pole $\mathrm{fp} 1(5)$ are the same values, they cancel out each other. Hence, there is only one pole frequency for the phase characteristics of closed loop gain. In other words, you can obtain characteristics in which waveform is stable because the gain frequency lowers at $-20 \mathrm{~dB} / \mathrm{DEC}$ and phase only rotates by -90 degree.

$$
\begin{array}{r}
\text { Since (6) }=\text { (5) } \quad \frac{\mathrm{f}_{\mathrm{Z}}=\mathrm{fp} 1}{2 \pi C_{C} R_{C}}=\frac{1}{2 \pi \mathrm{CORL}_{\mathrm{L}}}  \tag{14}\\
\therefore \mathrm{C}_{\mathrm{C}}=\frac{R_{\mathrm{L}} \times \mathrm{C}_{\mathrm{O}}}{\mathrm{R}_{\mathrm{C}}}=\frac{1.7 \times 1410 \mu}{39 \mathrm{k}}=0.062 \mu \mathrm{~F}
\end{array}
$$

The external resistor value $\mathrm{R}_{\mathrm{C}}$ and capacitor value $\mathrm{C}_{\mathrm{C}}$ between phase compensator pin COMP and GND is obtained as such using ideal equations. In reality, stable phase margin should be defined based on testing under the entire temperature, load and input voltage range. On the other hand, such ideal value is used as starting point for the assessment. In the deliverable evaluation board, the above values are used as defaults. $\mathrm{C}_{\mathrm{C}}$ and $\mathrm{R}_{\mathrm{C}}$ are defined according to conditions of transient response too. If the influence of noise is significant, it is advisable to increase the capacitance of $\mathrm{C}_{\mathrm{C}}$.
7) Input capacitor selection

When switching of the IC occurs, ripple current flows into the input capacitor of DC-DC converter. Like input current, the more the output current flows, the more the ripple current into input capacitor flows. Also, the lower the input voltage is, the more the duty expands. As a result, the ripple current flows more. Allow higher ripple current than the result of the equation. The input capacitor should be connected adjacent to the power IC and minimize the inductance from the pattern layout. Root mean squared value is obtained by the equation (15).

$$
\begin{align*}
& \text { Irip_in }=\sqrt{D(1-D)} \times \text { lOUT } \quad[A r m s]  \tag{15}\\
& \text { D represents duty cycle defined by } V_{\text {OUT }} / V_{\text {IN }} \text {. }
\end{align*}
$$

8) Output capacitor selection

If ceramic capacitor is used to output, output ripple voltage is obtained as follows since ESR of capacitance is small.

$$
\begin{equation*}
\text { Vrip }=\frac{V_{\text {OUT }}}{8 \times \mathrm{L} \times \mathrm{C}_{\mathrm{O}} \times \mathrm{fOSC}^{2}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}}\right)[\mathrm{V}] \tag{16}
\end{equation*}
$$

Also if electrolytic capacitor is used to output, output ripple voltage is affected by ESR since ESR of capacitance is large. In this case, output ripple voltage is obtained by the following equation.

$$
\begin{equation*}
\text { Vrip }=\frac{V_{\text {IN }}-V_{\text {OUT }}}{f_{O S C} \times V_{\text {IN }}} \times \frac{V_{\text {OUT }} \times R_{\text {ESR }}}{L}[V] \tag{17}
\end{equation*}
$$

Since the allowable ripple current of electrolytic capacitor is lower compared to that of ceramic capacitor, the allowable ripple current value must not be exceeded. Root mean squared value is obtained by the following equation.

## LV5768V-A

$$
\begin{equation*}
\text { Irip_out }=\frac{1}{\sqrt[2]{3}} \times \frac{\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \times \text { fOSC } \times \mathrm{V}_{\text {IN }}} \quad \text { [Arms] } \tag{18}
\end{equation*}
$$

It is advisable to use ceramic capacitor in combination with electrolytic capacitor to reject high frequency noise. The electrolytic capacitor can be low ESR aluminum electrolytic capacitor or polymer aluminum electrolytic capacitor.
9) Inductor selection

L1: Caution is required due to the heat generation of choke coil caused by overload and load short. The inductance value is determined by output ripple voltage (Vrip) and the impedance of output capacitor for switching frequency. The minimum inductance is obtained by the equation (19).

$$
\begin{equation*}
L \text { min }=\frac{V_{I N}-V_{\text {OUT }}}{f_{\text {OSC }} \times \mathrm{V}_{\text {IN }}} \times \frac{\mathrm{V}_{\text {OUT }} \times \mathrm{R}_{\text {ESR }}}{V_{\text {rip }}} \quad[\mu \mathrm{H}] \tag{19}
\end{equation*}
$$

In the above equation, ESR is used in place of the impedance of output capacitor. The reason is, the impedance of output capacitor for switching frequency is close to $\mathrm{RESR}^{2}$ in many cases. However with ceramic capacitor, real impedance is used instead of $\mathrm{R}_{\mathrm{ESR}}$.

$$
\begin{align*}
& \text { Ex) } V_{\mathrm{IN}}(\max )=24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{Vrip}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{ESR}}=9 \mathrm{~m} \Omega, \mathrm{f}_{\mathrm{OSC}}=100 \mathrm{kHz} \\
& \begin{aligned}
\mathrm{L} \min & =\frac{24 \mathrm{~V}-12 \mathrm{~V}}{100 \mathrm{k} \times 24 \mathrm{~V}} \times \frac{12 \mathrm{~V} \times 9 \mathrm{~m}}{20 \mathrm{mV}} \\
& \approx 27[\mu \mathrm{H}]
\end{aligned} \tag{20}
\end{align*}
$$

In the actual part selection, ripple voltage is defined first, then capacitor and inductor are selected. Take the maximum value and minimum value of input voltage, output voltage and load variation into consideration. Also, the ripple current of inductor is used as basis for output inductor selection in many cases. Ripple current is obtained by the equation (21).

$$
\begin{equation*}
\text { Irip }=\frac{V_{I N}-V_{O U T}}{f O S C \times L} \times D \quad[A] \tag{21}
\end{equation*}
$$

D represents duty cycle defined by $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}$.

The important term is the ripple current represented as Irip/IOUT. As long as the ripple element is less than $50 \%$, it should not be a problem. If the ripple element is higher, inductor loss becomes significant.

$$
\begin{align*}
& \text { Ex) } \begin{aligned}
\text { In } & =24 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=12 \mathrm{~V}, \mathrm{fOSC}=100 \mathrm{kHz}, \mathrm{~L}=45 \mu \mathrm{H} \\
\text { Irip } & =\frac{24 \mathrm{~V}-12 \mathrm{~V}}{100 \mathrm{k} \times 45 \mu} \times 0.5 \\
& =1.3[\mathrm{~A}]
\end{aligned}
\end{align*}
$$

10) Power consumption of high side MOSFET

The power consumption in the external high side MOSFET is represented by conduction loss and switching loss. The conduction loss of MOSFET is obtained by the following equation (23).

$$
\begin{equation*}
\text { Psat }=\mathrm{IO}^{2} \times \mathrm{RDS}(\mathrm{ON}) \times \mathrm{D} \quad[\mathrm{~W}] \tag{23}
\end{equation*}
$$

Since $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ is affected by temperature, it is advisable to confirm the actual FET temperature and data sheet.

The switching loss of high side MOSFET is obtained by the following equation (24).
$\mathrm{Psw}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{IO}_{\mathrm{O}} \times \mathrm{tSW} \times \mathrm{fSW} \quad[\mathrm{W}]$
IO: DC output current
${ }^{\text {tSWW}}$ : Rise time of switching waveform
fSW: Switching frequency

The junction temperature of high side MOSFET is obtained by the following equation (25).

$$
\begin{equation*}
\mathrm{Tj}=\mathrm{Ta}+(\text { Psat }+\mathrm{Psw}) \times \theta \mathrm{ja} \quad[\mathrm{~W}] \tag{25}
\end{equation*}
$$

$\theta \mathrm{ja}$ : heat resistor between junction and ambient.
Tj should not exceed the Tjmax as stated in the data sheet.
11) Power consumption of low side MOSFET

The power consumption in low side MOSFET consists of conduction loss from $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ as well as from body diode and reverse recovery loss. The conduction loss due to $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ is obtainable by the equation (23) which is represented in the equation (26).

$$
\begin{equation*}
\text { Psat }=1 \mathrm{O}^{2} \times \mathrm{R}_{\mathrm{DS}}(\mathrm{ON}) \times(1-\mathrm{D})[\mathrm{W}] \tag{26}
\end{equation*}
$$

The conduction loss from body diode occurs when the body diode is conducted forwardly between high side off and low side off zone, which is represented in the equation (27).

$$
\begin{equation*}
\text { Pdf }=2 \times \mathrm{IO} \times \mathrm{Vf} \times \text { tdelay } \times \mathrm{fSW} \quad[\mathrm{~W}] \tag{27}
\end{equation*}
$$

Vf: Forward voltage of body diode
tdelay: Delay time immediately before surge of SW node

The total power consumption of low side MOSFET is obtained by the equation (28).

$$
\begin{equation*}
\text { Pls = Psat }+ \text { Pdf } \quad[\mathrm{W}] \tag{28}
\end{equation*}
$$

12) Power consumption of LV5768V

The total power consumption of LV5768V is represented in the equation (29) given that the same MOSFET is selected for high side and low side.

$$
\begin{equation*}
\text { Pd_ic }=(2 \times \mathrm{Qg} \times \text { fSW }+\mathrm{ICCA}) \times \mathrm{V}_{\mathrm{IN}} \quad[\mathrm{~W}] \tag{29}
\end{equation*}
$$

$I_{C C A}$ : IC consumption current when switching is stopped.

## - Caution for pattern layout

C 1 : input capacitor
When the IC performs switching, a ripple current flows into the input capacitor of DC-DC converter. The capacitor of input should be connected adjacent to the power IC and minimize the inductance from pattern layout. C1 should be connected adjacently to $\mathrm{V}_{\text {IN }}$ pin of the IC and Q1 (high side FET- drain). If implementation to IC side is not feasible, insert adjacently to Q1.
C7 (bypass capacitor connected to $\mathrm{V}_{\text {IN }}$ pin of the IC) should be connected adjacently to $\mathrm{V}_{\text {IN }}$ pin and GND pin. In rare cases, intensive ringing may occur in the $\mathrm{V}_{\mathrm{IN}}$ pin by connecting bypass capacitor. The recommendation value is 1000 pF .

## Q1, Q2 (D1): external FET

Both high and low sides are driven by Nch-MOSFET. In Q1, a transition of SW node takes place between $V_{\text {IN }}$ and GND by turn on and off, where high frequency noise occurs. The noise affects the surrounding pattern layouts and parts. The high/ low side gate and SW node should be laid out as fat and short as possible and connect to HDRV, LDRV and SW pins of the IC. HDRV, LDRV and SW pins should be shielded with GND to prevent influence from noise.
When high side FET is turned on, ripple current path is as follows: $\mathrm{V}_{\mathrm{IN}}+(\mathrm{C} 1)$--> $\mathrm{Q} 1-->$ inductor ( L ) --> C 9 --> GND. When low side FET is turned on, current path is as follows: Q2(D1) --> inductor (L) --> C9 --> GND. By minimizing the area of current path and keeping the pattern layout fat and short, noise is eliminated and error operation is prevented. Hence, Q1, Q2, D1, C1 and C9 should be implemented nearby.

R5,C6: ILIM (overcurrent limiter set pin)
ILIM pin detects overcurrent which is used as set point where current limit comparator in the IC starts operation. The overcurrent limiter is adjustable by the resistor between ILIM pin and $\mathrm{V}_{\text {IN }}$ pin. When the voltage of SW pin becomes lower than that of ILIM pin, current limit comparator functions and turns off the high side MOSFET. This operation is reset at every PWM pulse.
To filter unwanted noise, C6 should be connected in parallel to the set resistor (the recommendation is 1000 pF ). R5 and C 6 should be implemented adjacently to the $\mathrm{V}_{\text {IN }}$ side of the IC. If they are apart from the $\mathrm{V}_{\mathrm{IN}}$ side, detection precision for overcurrent point may be deteriorated.

Small signal blocks: part for FB, COMP, EN, CBOOT, VDD and SS pins.
The parts should be implemented adjacently to the IC and be connected as short as possible. Also the GND of the parts should have common GND pattern as the IC. FB pattern layout should not be under nor nearby the inductor or SW node. This must be complied to avoid error operation.

ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LV5768V-A-TLM-E | SSOP16 (225mil) <br> (Pb-Free) | $2000 /$ Tape \& Reel |
| LV5768V-A-MPB-E | SSOP16 (225mil) <br> (Pb-Free) | $90 /$ Fan-Fold |

[^1]
[^0]:    *2 The problem does not occur even if connected to the GND.
    *3 Short-circuit 11pin and 12pin.

[^1]:    ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

